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Abstract- This paper presents a single phase power factor cor- Storage
rection (PFC) power supply topology based on a non-cascading Element
connection of a current-fed full-bridge converter and a buck- + -
boost converter, both converters being operated in continuous
conduction mode (CCM). Due to the reduced redundant process- linr1iout
ing of power, the non-cascading structure can inherently achieve
a higher overall efficiency compared to the classical two-stage ,
cascade structure. An analysis of the reduced redundant power Pre- Voltage V
processing (R2P2) principle is given and the associated practical v Regurator Regulator out
problems discussed. Experimental results verify the effectiveness
of the non-cascading structure of the proposed topology as an
appropriate solution for increasing the overall efficiency.
I. INTRODUCTION Fig. 1. Power flow diagram for classical PFC power supply
Power factor correction (PFC) and tight output voltage
regulation are the essential requirements of ac-dc power sup- Section II details the theoretical analysis of an ideal non-
plies that derive power directly from the ac mains [I]-[2]. In cascading structure for ac-dc power supply using the R2P2
general, such a power supply contains two basic converters and principle. Section III presents some practical problems related
a low-frequency (100 Hz or 120 Hz) energy storage element. to circuit implementation of the power supply including the
It usually consists of a PFC pre-regulator for input current value of the storage element and the conversion ratio of
shaping and a voltage regulator for producing the desired the pre-regulator. In Section IV, some experimental results
output voltage. The energy storage element is a necessary under various operating conditions will be given. Finally, a
component in any PFC power supply, as it serves as the buffer conclusion is given in Section V.
for maintaining power balance between the input and output Storage
powers. Fig. 1 shows a power flow diagram that describes the Element
power processing of the classical two-stage PFC power supply. + -
Since the input power is processed by the pre-regulator and the
voltage regulator serially, the overall efficiency is degraded. ro_t
To solve this efficiency problem, non-cascading structures
have been proposed for ac-dc power supplies [3]-[7]. Unlike 11-k Voltage
the classical approach, these ac-dc power supplies allow part Vin Pre- Regulator V
of the input power to be processed by only one power stage, Regulatorut
thereby reducing the amount of power redundantly processed k
by the two constituent power stages. The power flow diagram .
of the proposed power supply is shown in Fig. 2. Based on
the reduced redundant power processing(R2p*) principle, 15 Fig. 2. Power flow diagram for the proposed power supply.
configurations of non-cascading structures can be developed
using a power flow consideration [8],[9]. The power supply II. THEORETICAL ANALYSIS USING R2P2 PRINCIPLE
proposed in this paper belongs to Type I-IIIB configuration of
[8]. Similar non-cascading structures have also been reported
elsewhere [10]. Our objective in this paper is to apply the The schematic diagram of the proposed power supply,
R2P2 principle for designing a 1 kW non-cascading ac-dc consisting a non-cascade connection of a current-fed full-
PFC power supply. The system consists of a current-fed full- bridge converter and a buck-boost converter, is shown in Fig. 3.
bridge converter which serves as the PFC pre-regulator and a To maintain power balance, a low-frequency storage element
buck-boost converter which acts as the voltage regulator. Both is required to buffer the difference between the instantaneous
converters operate in continuous-conduction-mode (CCM) for input power and output power. Capacitor CB serves as the
high power applications and are controlled separately. The storage element and is connected in series with CO. The series
prototype has been constructed for verification purposes. Our combination forms the loading for the current-fed full-bridge
aim is to show the improved overall efficiency in comparison converter. Therefore a portion of the output energy from the
with the classical approach, as well as the low harmonic input converter is transferred directly to the output because CO is
current characteristic and tight output voltage regulation. in parallel with the load. The voltage of CO should be free of
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IPFC
. to the input current being fully processed by the PFC pre-
iin + regulator. It will be useful if the factor k can be determined in
1 7<Current- VB CB terms of the circuit parameters of the proposed power supply.
fed full- out Buck- Referring to Figs. 2 and 3, we can write
converer Vou c conerterPPFC
= IPFC(VB +Vout) (4)
LX convener V 1COconverter Pdirect - IPFC Vout (5)
T mr- From (4) and (5), we have
Vout
Fig. 3. The proposed power supply schematic diagram. Pdirect PPFC, (6)VB + Vout~
where PPFC and IPFC are the output power and the output
low-frequency voltage ripple because it is the actual output current of the current-fed full-bridge converter and Pdirect
of the whole power supply. On the other hand, CB has a denotes the amount of output power of the converter directly
low-frequency ripple voltage. The buck-boost converter takes transferred to the load. Therefore, the factor k can be deter-
energy from CB and delivers the energy to the load. mined by
k vout (7)
B. Efficiency Gain VB + Vout
The efficiency of the classical power supply can be repre- To improve the overall efficiency, it is clear that the factor k
sented by should be made as large as possible. On the other hand, the
T1classical = 11C11C2, (1) factor k should be kept small enough such that the buck-boost
where 1lcj and 1]C2 are the efficiency of the pre-regulator converter can provide fast output voltage transient response.
and the voltage regulator, respectively, of the classical power III. CIRCUIT OVERVIEW
supply. A. Value of the Storage Element
For achieving PFC and voltage regulation, it is indeed not The storage element plays an important role in ac-dc PFC
necessary to process all the input power by both converters
because part of the input power can go directly to the load Powerspple Fraw constan la withaotu power ofPou the power drawn from the ac mains has a value ofthrough only one converter. The theoretical efficiency of the Pout,Pout(1 -sin2wt) for ideal active power factor correction.proposed power supply can be evaluated by followed equa- The minimum stored energy necessary for unity-power-factortions, operation is the difference between the energy consumed by
llproposed (1-k)71pl71P2 + k71pl the constant-power load and the energy delivered by the ac
=r1P111P2 + kT1P1 (1 - 1P2) (2) mains during one-quarter of its period 2 starting with zero
energy.
where rjpl and 1]P2 are the efficiencies of the pre-regulator The energy consumed by the load during O<t< 27 is
and the voltage regulator, respectively, and k is the ratio at 7
which the amount of the input power is split at the output of Edc = Pout 2w' (8)
the pre-regulator to the output load. The efficiency gain of the where w is the frequency of the ac mains. The energy delivered
proposed power supply is kpl (1-q1p2). Obviously, the pre- . . t
regulator efficiency is influential to the overall efficiency of the by the ac mains during O<t< 2w iS
proposed power supply, because the total input power from the [2a,
ac mains must be processed by the pre-regulator before it is Eac Poutt(I - sin 2wt)dt = Pot( - (9)
transferred to the load or the voltage regulator. . .
Comparison of these two power supplies is made on the The minimum stored energy of the storage element IS the
basis of the converters efficiency. Assuming that the overall d
efficiency of these two power supplies are equal. The total Ec = Edc - Eac = Pot (10)
input power of the power supplies are processed by its pre- smi
regulators. By using (1) and (2), and assuming that T1C =r=pl, If the storage element is a capacitor Cs, the energy stored in
we get the capacitor is
71C2= r12+ (l-7P2)(3) 1 (2 -Ac
Clearly, the classical approach can provide a higher overall E 2 ~CV ~ (1
efficiency of the proposed power supply, only when r1C2 > where Vcs is the static value of vcs, and Aivcs is the peak-
11P2 + k(l - 1P2). to-peak variation of the vcs. Using (10) and (11), we get
C. Factor k in Terms of Circuit Parameters Avou(12
In the proposed power supply, the factor k affects the WCSCs s
efficiency gain and the load dynamic response. The total Therefore, the amount of ripple voltage can be reduced by
current harmonic distortion is independent of this factor, due using a large capacitor under a high static stress.
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In the case of the classical ac-dc power supplies with PFC, IL Li D1 D3 totai
for maintaining the unity-power-factor operation, the minimum
capacitance can be obtained if the capacitor voltage is allowed Si T
to vary from zero to its peak value during each half of the ac s +,
mains period, i.e., lAvc,, 2VC,. The resulting minimum
In the case of the proposed power supply, for maintaining
unity-power-factor operation, the minimum capacitance can be VTD2D4
obtained if the output voltage of the current-fed full-bridge (a)
converter is allowed to vary from V011t to its peak value duringi
each half of the ac mains period because the output voltage V
of the converter must contain a dc voltage which is larger or _ II II II II*
equal to the output voltage. The maximum ripple voltage of R-talNL
the storage element capacitor in the proposed power supply isVR L
equal to 2VB. Using (12), the required minimum capacitance'L / , \ /
for energy storage iSI
Bli,2WPVB(VB + VOUt~)(4
In general, the capacitance of the proposed power supplyforla1a1n1
requires a larger value than that of the classical power supplies 2l4__.,
because the allowable voltage ripple Avc fis usually kept at a
smaller value; otherwise a large variation in the duty cycle of
the buck-boost converter is required. However capacitor CB t
clearly enjoys a lower voltage stress when comparedwith thatS4of tl N.
of the classical power supplies. _ LI
iT 2T 3T 4T
B. Pre-Regulator Stage
Isolated boost type converters used for PFC at high-power(b
applications are reported recently by [4], [11l]-[13]. A current- Fig. 4. Current-fed full-bridge converter. (a) Simplified circuit and (b) gate
fed full-bridge converter is chosen as the PFC pre-regulator timing diagram with corresponding waveforms.
for the proposed power supply because its input current can
be fully controlled for achieving the required PFC action .trnfre T.i h eeegzn nevl.TecnesoFurthermore,~~~~~~~~~~~~~~~~~~~~thesorecovete ca offe aeee m numberls ofe additionaladvatages,oreg.the sizvere candtecsoffe thumero adinptiboost ratio iS controlled by the phase difference between S1 anddrantagesa lrger vue tn thatd the clssil pwer suppet; S2 It can be easily derived by applying the principle of voltinductor can be reduced due to its frequency-doubling seodblacfothfnutoeurntwvfrmt..
itS transformer provldes galvanicisolation and step-down
output voltage for reducing the voltage rating of the bulk VRof VR Vtotal D
capacitor, the energy storage element.In terms oftransformer DT -( s)(1 - D)T (15)
core utilization, the current-fed full-bridge converter clearly Th tho t
provides better performance than that of flyback and forwardt
converters. However, the leakage inductance of the transformer Vtotal _ Ns 1(16
generates high voltage spikes on the power switches, when VR -Np (1 -D) (6
the switches are turned off. A simple method to suppress the which is similar to that of a typical boost converter conversion
voltage spikes is by using a passive or active snubber circuit ratio with an additional factor Of NS due to the transformerof the expense of power loss penalty. turns ratio. This phase shift controlt
at resultedunltherzeotvoltag
The simplified circuit of the current-fed full-bridge con- switching at S2 and S4, and the zero current switching at S
verter is shown in Fig. 4 (a). The set of waveforms that relate and S3.
the ideal gate timing with the corresponding inductor current
and transformer voltage is shown in Fig. 4 (b). It is easy to C. Voltage Regulator Stage
see that the operation of this converter resembles that of a Based on the description in Section II, the voltage regulator
typicalboost converter. Energizing intervals ofLt beginpat the processes only part of the total output power, therefore its
time when both Sr and S2, or S3 and S4 are turned on. De- power rating is always less than the total output power. It
energizing intervals ofLr begin at the time when both Se and is certainly not necessary to design the voltage regulator
or S2 and S3 are turned on. The input energy is stored for serving the total output power. Clearly the size of the
inLg in the energizing intervals, and released through the voltage regulatorcanbe minimized and the component current
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IPFC Vtotal both regulators is 50 kHz. The lists of components of the pre-
regulator and voltage regulator are shown in Tables I and II,
+ respectively. Fig. 6 shows the implemented schematic diagram
V |C S | l S | of the proposed PFC power supply with the control circuitries.B B 5 Two passive snubber circuits are added in the primary side to
suppress the primary switches voltage stress. In the voltage
Cr regulator, for preventing the parasitic ringing between Lr and
L2 Lr the output capacitor of S6, two diodes, D7 and D8, are added.
A turn-off snubber circuit is also attached in the secondary side
+ + power switch, S5, to clamp the voltage stress.
IV,u l |R 5CO D5ZE 6A TABLE I




Fig. 5. Simplified schematic circuit of buck-boost converter using ZVT BRI 20ETF10 X 4
technique. SI, S2, S3, S4 IXFK 27N80
D1, D2, D3, D4 DESP 30-03A
Transformer
Core ETD 54 Philips 3C90
ratings are lower in comparison with those of its classical Magnetizing Inductance 18 mH
counterparts. The buck-boost converter and the Cuk converter Leakage Inductance at Primary Side 9.4 ,uH
Primary Winding 58 T
are suitable as the voltage regulator because, in this non- Secondary Winding 21 T
cascading configuration, the negative of its input terminal must CS1, CS2 4.7 nF 2 kV
be connected to the positive of its output terminal according to RS1, RS2 100 Q 25 W
Fig. 3. The buck-boost converter is chosen because the control DS,, DS2 MUR4100
circuit design for buck-boost converter is simpler than for the
Cuk converter. In [9] a detailed discussion is provided on the
synthesis of converters for the proposed power supplies with TABLE II
various topological arrangements. COMPONENTS AND THEIR VALUES/TYPES FOR THE BUCK-BOOST
However, the buck-boost converter is still required to pro- CONVERTER.
cess part of the output power depending on the value of k. Parameters Components/Values
A high value of k keeps the duty cycle of the converter at S5 IXFK73N30
a large value. The controller of the converter provides only S6 IXFK48N50
a narrow headroom for changing the duty cycle, and high D5 APT30D30
a narrow ~~~ ~ ~ ~ ~ ~ ~~~~~~~~~~D,D7, D8 BYV29-400
values of k imply that only small amount of the output power 12 l00 ,uH
is controlled by the fast feedback loop of the controller for Lr 10 iH
responding a fast load transient. Therefore, in practice, 0.44 C0B 26800 F x 4 100 V
is an appropriate value of k for optimizing the performances Cr 2.2 nF 630 V
between the overall efficiency and the fast load transient Cs3 2 nF 1 kV
response. As result, the output power of the converter is around RS3360 Q2Wresponse.
~~~~~~~~~~~~~~~~D3 MUR460560 W. Hence, the converter employs a zero-voltage-transition
(ZVT) technique [14]. The voltage stress of this buck-boost
converter's switching devices are clamped and the voltage Average current mode control based on the PFC controller
stress is VB+VOUt. The simplified voltage regulator is shown UC3854A is employed to control the current-fed full-bridge
in Fig. 5. The basic components of the buck-boost converter converter. There are four active switches, which have to be
are S5, D5, and L2. The ZVT is achieved by an auxiliary controlled for realizing the PFC function. Thus, additional
switch, S6, a power diode, D6, and a resonant network, which logic circuits are required to generate the required gating
consists of Lr and Cr. This technique can provide zero voltage pulses according to Fig. 4 (b). Peak current mode control
switching in Sr, and also reduce power loss in Ds due to a based on UC3842 is employed in the buck-boost converter
longer reverse recovery time. for providing the voltage regulation and the output power
limitation. The gate signal of the auxiliary switch for ZVT
IV. EXPERIMENTAL VERIFICATION operation is attained by a voltage comparator with a simple
A. Implementation logic circuit.
A laboratory prototype based on the proposed topology
has been constructed to meet the following major design B. Experimental Results
specifications: the input voltage is 180 Vac, the voltage of the In this section we attempt to demonstrate the advantages
energy storage element is 70 Vdc, the output voltage is 56 Vdc, of the proposed power supply experimentally. Fig. 7 shows
the output power is 1 kW, and the switching frequency for the efficiency comparison of the proposed connection over
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Fig. 6. The schematic diagram of the proposed PFC power supply prototype.
the classical two-stage cascade structure. The circuit is tested are Vds of S2 and Vds of S4, respectively. The voltage spikes
over a power range from 170 W to 600 W, as the buck- on the switches are around 750 V at full load condition. The
boost converter is only designed for 600 W output power. spikes are generated by a resonant network, which is composed
The efficiency gain of the proposed structure is around 3 00O to of the leakage inductance of the power transformer and the
compare with the classical structure. Fig. 8 shows two overall output capacitors of the switches.
efficiency curves for confirming the efficiency formula. The Fig. 11 shows the voltage waveforms of the main power
measured overall efficiency of the proposed power supply is switch, S5, of the voltage regulator. The upper trace and
84.3 00 at1kW outputpower. The lostpowermainly dissipates the middle trace show that S5 iS operated in zero voltage
in the snubber circuits of the pre-regulator. switching. The lower trace is the voltage waveform of the
Figs. 9 and 10 show the waveforms of the current-fed full- power diode, D5.
bridge converter at 1 kW output power. The upper trace is the Finally, to verify the PFC function, the harmonic distortion
current of inductor, Li. The middle trace and the lower trace are measured for different output power levels, as shown in
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Fig. 7. Efficiency comparison of the proposed connection [Fig. 3], showing
improved overall efficiency over the classical structure (k=0.44).
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